The negative differential capacitance (NDC) effect is observed on a titanium-oxide-silicon structure, formed on n-type silicon with embedded germanium quantum dots (QDs). The Ge QDs were grown by an Sb-mediated technique. The NDC effect was observed for temperatures below 200 K. We found that approximately six to eight electrons can be trapped in the valence band states of Ge QDs. We explain the NDC effect in terms of the emission of electrons from valence band states in the very narrow QD layer under reverse bias.
Introduction
SiGe quantum dots (QDs) have been a hot research topic in recent years. They are easily incorporated into the well-developed SiGe technology and they have been extensively studied with respect to their quantum confinement properties. It is expected that these confinement properties will open up the possibility of new technological and industrial applications. For example, photoresponse has been observed in the spectral range of 3-4 µm by several groups, making SiGe QDs candidates for midinfrared spectral photodetectors [1] . At the same time, if the QDs are small enough, they can confine down to single electrons in individual QDs, which makes them promising candidates for Si-compatible spin-based quantum information processing [2] . There have also been suggestions that they might serve as building blocks for quantum information Content from this work may be used under the terms of the Creative Commons Attribution-NonCommercial-ShareAlike 3.0 licence. Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.
processing, due to entanglement of confined electrons, holes or excitons, in case the QDs are coupled [3] .
Optical and photovoltaic energy saving applications have also been proposed. For example, SiGe QDs could improve the solar cell efficiency, via the introduction of an intermediate band [4, 5] . Regarding efficient energy use and applications, SiGe QDs have proven to significantly reduce the thermal conductivity while maintaining high electrical conductivity, opening the field for their thermoelectrical use [6, 7] .
This vast spectrum of possibilities has triggered fundamental research on them. Several basic experimental and theoretical studies can be found [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] .
At the same time, the negative differential capacitance (NDC) is an interesting effect, where the derivative of the capacitance voltage (CV) plot is negative in some voltage range [18] . It has found interesting applications, such as in a metal-semiconductor field-effect transistor [19] . So far, NDC has been reported in amorphous Si [20] and in n-GaN-p-Si heterojunctions [21] . If a SiGe-based device could be developed showing the NDC effect, it will widen even more the already vast technological application spectrum of the SiGe system. It is the intention of this paper to report and explain the observation of NDC on a metal-oxide-semiconductor (MOS) structure, based on the SiGe system. This paper is divided into the following sections. In section 2, the details of the fabrication process of samples are given together with the description of characterization methods of atomic force microscopy (AFM) and CV. In section 3, a model is proposed and applied. The discussion of experimental results and their interpretation based on the Gaussian distribution of an energy band within the valence band offset of the Ge QDs are given. We verify our model using simulations of CV measurements. Finally, a summary is given in section 4.
Experiment and results
Two samples were grown using molecular beam epitaxy on n-type Si(100) substrates having a resistivity of about 5 cm. One of the sample types we investigated consists of a 200 nm Si buffer layer, a Ge QD layer and a 66 nm thick Si cap layer. Both buffer and capping Si layers were doped with Sb up to a level of 1 × 10 18 cm −3 . The doping of Si layers was performed at the growth temperature of 450
• C to reduce Sb segregation. The growth temperature of the Ge QD layer was 600
• C, adopting the procedure of QD formation reported elsewhere [22] . Another reference sample was grown under the same growth conditions but without the Si cap layer. This sample was studied using AFM in order to determine the surface density of Ge QDs. We assume that despite the capping stage in the first type of samples, the surface density of Ge QDs is equal to that of the uncapped sample. However, the Ge QD sizes may differ in these two types of samples, since during their capping Sb affects processes of Si-Ge intermixing and Ge segregation [23] . Figure 1 shows an AFM image of the uncapped sample. The density of Ge QDs is N dot = 1.3 × 10 11 cm −2 . These Ge islands have an average basis size of 13 nm and an average height of 1.2 nm. We have to point out that the mean height of capped Ge QDs is somewhat larger (up to 3.0 nm), as reported previously [14] .
After growth the capped samples were prepared for electrical characterization in a similar way to our former studies [13] [14] [15] . Briefly, they were first covered with 200 nm SiO 2 by plasma-enhanced chemical vapor deposition. An alloyed AuSb ohmic contact had been formed before on the back of the substrate. The alloying temperature was 360
• C for 5 min in a N 2 atmosphere. The standard photolithographic techniques, reported in [24] , were slightly modified and used in this study. In [24] , the etching process was carried out to remove completely the SiO 2 layer in the desired places. As the intention of this work is to study a MOS structure, this process was slightly modified in the following way. In this work, the SiO 2 was etched using a buffered hydrofluoric acid solution from microposit © . The etching rate was approximately 2 nm s −1 . In the desired areas, SiO 2 was etched during a carefully monitored time of 95 s. With this procedure, an ∼10 nm SiO 2 was left in the desired positions. The area of Continuing with the usual photolithographic process, titanium was deposited on these places, to achieve the desired MOS structures. The sample was glued to the sample holder with fixogum, to ensure good thermal contact [25] .
CV measurements were performed at temperatures T from 280 to 160 K, in 20 K steps. For clarity they are shown in two separate plots, figures 2(a) and (b). The measurement frequency ω was 1 MHz. At the same time, the equivalent series resistance R s was measured at every temperature and reverse bias. The quality factor Q = ωC S R s was calculated, and it was found to be Q = 1. Thus, the measurements were not distorted by any large internal resistance effect [26] .
The total capacitance C Tot of a MOS structure (in the depletion region working range) is related to the capacitance due to the oxide layer C Oxi and the applied reverse bias V by [27] 
where V FB is the flat band voltage, defined according to [27] , ε Si = 11.7 × ε 0 is the dielectric permittivity of Si, ε 0 = 8.85 pF m −1 is the dielectric permittivity of vacuum, q = 1.6 × 10 −19 C is the elementary charge of the electron, n is the electron charge carrier density and C Oxi is a constant given by
where ε SiO x = 3.9 × ε 0 is the dielectric permittivity of SiO x and t Oxi is the oxide thickness.
For completeness purposes, the definition V FB is given by where ϕ n+ = 550 mV and
where v th = kT q (k is the Boltzmann constant and T is the absolute temperature) and n i is the intrinsic carrier concentration of Si, given by n i = 9.38 × 10 19 cm
. Further details about equations (3) and (4) can be found in [27] .
An alternative expression to equation (1) is
where C Sc is the capacitance due to the depletion region within the semiconductor [27] , and it is given by
where t Sc is the depletion region inside the semiconductor, given by
Equations (1) and (5)- (7) are valid in the range where V T < V < V FB , where V T is the threshold voltage defined according to [27] .
Another important working region for MOS structures, which is used in this study, is the accumulation working region [27] . The accumulation region is defined by V FB < V [27] . In the accumulation region, C Tot = C Oxi , and particularly for MOS structures in n-type semiconductors (as is the case in this study), the accumulation region occurs already close to zero bias. This phenomenon is observed in figures 2(a) and (b) close to zero bias: the capacitance is almost constant. The value of C Tot at zero bias decreases with temperature from 923 pF at room temperature to 829 pF at 160 K. Using equation (2), a value of t Oxi between 11.2 and 12.4 nm is obtained, in reasonable agreement with the desired value that was aimed at during the processing of the sample. The differences at zero bias at different temperatures can be explained assuming interfacial-oxide charge, varying with temperature. As shown below, the Fermi energy E F gets closer to the conduction band minimum E C as T decreases. This changes the population of interfacial or oxide charge, explaining the reduction of capacitance at zero bias as T decreases, as has been done in other studies [27, [29] [30] [31] . Also, the voltage region where C Tot is roughly constant (close to zero bias) becomes smaller as T decreases. This is explained further below.
There is a third working region for a MOS structure, namely, the inversion region [27] . In the inversion region, C Tot = C Oxi . This working region occurs when V < V T , where V T is the threshold voltage, defined by
. Calculations using the values reported below reveal that in this study always V T < −3 V. Hence, our sample is never reverse biased into the inversion region.
The usual C −2 versus V analysis [32] can also be used for MOS structures in the depletion region. In this case, using equation (1), the expression of C
−2
Tot is given by
The slope of the linear fit of the function C −2
Tot versus V yields n. This is shown in figures 3(a)-(h).
The deduced values for n are plotted in figure 4 together with results for E C − E F , which have been derived using the usual relation for non-degenerate semiconductors [33] :
where N C = 6.2 × 10 15 cm −3 T 3/2 [33] . The expected value of n is obtained, and E F evolves as a function of T as reported in [34] . It is useful to plot V FB versus T to access the depletion region width used in the following analysis. These dependences are plotted in figures 4 and 5 using equations (4) and (5) . The Debye length,
, is also shown in figure 5 . L D characterizes the depth resolution of the CV doping profile technique [32] . The obtained parameters will be used in the subsequent analysis below. The value of V FB increases from −60 to −10 mV, as T decreases from 280 to 160 K. This means that the accumulation working region becomes narrower, explaining why the voltage range where C Tot is almost constant diminishes as T diminishes. This fact suggests that the best temperatures to analyze the electrical effect of Ge QDs are precisely those at the lowest temperatures, as most of the CV curve is in the depletion working region, i.e. where equation (1) In order to estimate the number of electrons (e − s) that are trapped in Ge QDs, we investigate the plateau in the CV plot shown in figure 2(b) (the curve at T = 200 K). This plateau is due to electrons trapped in Ge QDs [35] . Their concentration is estimated by Q = C plat V , where C plat is the constant value of the capacitance in the plateau (in this case 673 pF), and V is the voltage range where the plateau exists, in this case between −1.8 and -1. 
Model and discussion
In order to understand well the CV measurements, it is important to estimate the width of the depletion region around the Ge QDs. As mentioned, the best temperature to analyze the CV measurement is the lowest one, i.e. 160 K. Thus, the analysis will be done at this value of T. The depleted volume that is necessary to obtain N e is given by the relation n Al = N e , where l is the depletion region width and n is the charge carrier density (8.69 × 10 17 cm −3 at 160 K). A value of l = 16 nm is obtained. It is natural to expect that, due to the homogeneous doping, half of the depletion region is located below the Ge QDs and half of the depletion region above the Ge QDs. This depletion region causes a parabolic increase of the conduction band edge, as it gets closer to Ge QDs. This increase can be estimated by integrating the Poisson equation ∇ 2 V = qn/ε Si two times within the depletion region close to the Ge QDs (i.e. from 0 to l/2 = 8 nm). This yields an increase of ∼43 meV. Since V FB = −10 mV at 160 K, for reverse biases larger than this value, the band structure of the MOS structure inside the semiconductor side approaches the band structure of a Schottky one [27] . At the same time, the Ge QDs affect only the semiconductor side. Therefore, for clarity, in the following only the band structure in the semiconductor side is shown. A schematic view of the band structure at V = 0 V and T = 160 K is depicted in figure 6(a) . The depletion region within the semiconductor is represented by the gray area.
At −1.0 V, the band structure looks similar to figure 6(b). The depletion region from the oxide is close to 55 nm, which is, within L D resolution, reaching the depletion region on the left side of the Ge layer, which starts at around 60 nm. This is in agreement with the observation of the NDC effect that is observed at 160 and 180 K, starting approximately at −1.0 V, as the cap layer has been fully depleted reaching the Ge layer. Notice that the quasi-Fermi level E * F in the semiconductor side is at −1.0 eV, the value of the applied reverse bias of −1.0 V multiplied by the charge of the electron q. The energetic position of E * F is above the Ge QD well; thus, the electrons trapped in the valence states continue to be trapped, as they are energetically below E * F . The NDC effect starts, as the electrons will be dynamically removed from the valence states of the Ge QDs, as E * F decreases, crossing the valence states of the Ge QDs, depopulating them of electrons.
At −2.0 V, the band structure looks as in figure 6 (c). The depletion region has gone over the Ge layer, and the NDC has taken place. Electrons have been removed or almost completely removed from the valence states. The NDC effect disappears around this voltage, as can be observed in figure 2 (b) at 160 and 180 K.
Lin et al [18] and Chiquito et al [36] reported their observation of NDC in InAs QDs embedded in GaAs. They explained it by electrons trapped in deep states, below the Fermi level, which were dynamically emitted as the quasi-Fermi level decreased. In this study we propose a similar analysis, which is slightly modified due to the nature of our Ge QDs. In the model by Lin et al and Chiquito et al, it was assumed that there are discrete energy levels for their electrons trapped in their InAs QDs. In our case we consider an energy band of states within the valence band offset Ge QD-Si matrix. Due to the size dispersion of our Ge QDs, we consider that this subband includes the whole valence band offset. At −1.2 V, this means that this subband spans the energy range between −1.2 and −2.0 V. Hence, we assume density of states N D with a Gaussian distribution per QD of the form
The Fermi Dirac distribution of electrons at some energy E as a function of the reverse bias V will be given by
where qV is the quasi-Fermi level within the semiconductor. It is also necessary to introduce a parameter n QD , which is the number of electrons trapped per QD, as the valence states Figure 7 . Measurement done at 160 K and simulations for the capacitance due to the MOS structure (C Tot ), the capacitance due to the QDs (C QD ) and the sum of both.
are not necessarily all populated with electrons. A reason for this may be Coulomb repulsion: once an electron is trapped, it will exert Coulomb repulsion on any other electron to be trapped. Thus, the total charge trapped in the QDs within the area A of our Schottky device (Q QD ) at some reverse bias V is given by
This expression has no analytical integral. It was computed numerically as a function of the reverse bias. Once this was done, the capacitance C QD due to the emission of electrons from the Ge QDs is the derivative of equation (12) with respect to the reverse bias V:
Simulations were done to fit the CV measurement. An example of this simulation is shown in figure 7 . The best fit of experimental results was achieved using a Gaussian distribution of electrons within the valence states of Ge QDs with fitting parameters σ = 0.6 V and E 0 = −1.8 eV, reasonably covering the valence band offset of the Ge QDs. Also, the value of n QD close to 6.0 electrons per QD was obtained, in reasonable agreement with the 7.5 electrons per QD obtained from the plateau analysis at 200 K. It is noticeable that the largest discrepancy occurs for reverse biases larger than −2.0 V. This suggests that the Gaussian distribution approximation might not be valid for deep states close to the top of the valence band in Si, i.e. a larger density of states might happen as the energy gets closer to the top of the Si valence band.
Summary
The NDC effect was observed in Si-MOS structures. These MOS structures consist of Ti, 10 nm SiO 2 and the semiconductor structure. The semiconductor structure contains a Ge QD layer. The NDC effect is well explained by electrons trapped in the valence states of the Ge QDs. These trapped electrons are emitted as the quasi-Fermi level in the semiconductor side crosses the electron trap energy levels depopulating them of electrons. This causes the appearance of the NDC effect. On average, approximately six to eight electrons are trapped per QD.
